

OPENCL ON INTEL FPGA

Thinks Efficienty !!!

Marc Gaucheron, Intel PSG



What Is FPGA?

- Anatomy of FPGA 15mn
- FPGA development flow 15mn
- High Level Synthesis Tools 15mn
- OpenCL for FPGA 2h00
 - OpenCL SDK & Execution Model
 - Optimizing Kernel For FPGA
- Conclusion 15mn

JDEV2017



ANATOMY OF FPGA



Acronyms

- LUT- LookUp Table
- LE Logic Element
- ALM Adaptive Logic Module
- LAB Logic Array Block

Field Programmable Gate Array (FPGA)



FPGA Logic blocks

FPGA logic is made up of Logic Elements (LEs) or Adaptive Logic Modules (ALMs)



(intel)

(intel)

Logic Element (LE)

Normal Mode – Suited for general logic applications and combinational functions



Arithmetic Mode – Implementing adders, counters, accumulators, & comparators



The Quartus Prime software automatically chooses the appropriate operation mode for individual functions for optimal performance

Adaptive Logic Module (ALM)

One ALM contains 4 programmable registers, each with the following ports:

- Data
- Clock
- Synchronous & asynchronous clear
- Synchronous load

Backward compatible with 4-input LUT architectures

Quartus Prime automatically configures ALMs for optimized performance



Logic Array Block (LAB)

LABs are group of LEs or ALMs

Row and column programmable interconnect

Interconnect may span all or part of the array



FPGA Embedded Memory

Memory blocks

- Create on-board memory structures to support design
 - Single/dual-port RAM
 - ROM
 - Shift registers or FIFO buffers
- Initialize RAM or ROM contents on power-on
 - M9K, M10K, M20K
- Memory LABs (MLABs)
- eSRAM



(intel)

	Feature	MLABs	M20K
Maximum Performance		700 MHz	730 MHz
Total RAM Bits per Block		640	20,480
Total M20K Memory Bits	(Mb) per Device	2-13	13-54
Port Width Configuration	s	32 x 16 32 x 18 32 x 20	16K x 1, 8K x 2 4K x 4, 5 2K x 8, 10 1K x 16, 20 512 x 32, 40
Parity		1	1
Byte Enable		4	4
Packed Mode		4	4
Address Clock Enable			1
Mixed Clock		1	4
Mixed Width (for Dual Po	ort modes)	1	1
ECC Support		1	Hard
	Single Port	1	4
Memory Modes	Simple & True Dual-Port	1	1
	Shift Register, ROM, FIFO	1	1

Arria 10 Embedded Memories

(intel) 11

DSP Block

Useful for DSP functions

High-performance multiply/add/accumulate operations





Arria 10 Hard Memory Controller & PHY

Hard memory controller

- Saves logic and memory resources
 - 5K LEs and 29 M20K blocks per x72 DDR3 IF
- Up to x144 support
- Up to 4x72 DDR3 interfaces in a single device

Hard memory controller supports

- DDR4, DDR3, LPDDR3
- DDR4 up to 2400 Mbps



Hard Memory Controller & PHY

(intel) 15

Core PLLs

	Fractional PLLs					
Feature	Description					
# Available	1 for every 3 transceivers on device					
Location on die	In the core, adjacent to transceivers					
Operating modes	Fractional-synthesis Integer (M/N where M,N=Integer)				verating Fractional-synthesis Integer (M/N where M,N=Integer)	
FPGA clock Transceiver reference clock network GCLK (global clock) access PCLK (periphery clock) RCLK (regional clock)						
	IO PLLs					
Feature	Description					
# Available	1 for every IO bank (48 GPIOs)					
Location on die	In the core, adjacent to IO banks					
Operating modes	Integer (M/N where M,N=Integer)					
FPGA clock network access	External Memory Interface					

FPGA IO Elements

Input/output/bidirectional

Multiple I/O standards

Differential signaling

Current drive strength

Slew rate

On-chip termination/pull-ups

Open drain/tri-state





High Speed IO Transceivers

Cyclone[®] 10 GX: GPIO Blocks



FPGA Programming

FPGAs use SRAM cell technology to program interconnect and LUT function levels

Volatile! Must be programmed at power-on!



(intel) 19





FPGA Architecture: Custom Operations Using Basic Elements

FPGA Architecture: Memory Blocks





FPGA Architecture: Memory Blocks

FPGA Architecture: Floating Point Multiplier/Adder Blocks





FPGA Architecture: Configurable Routing





FPGA DEVELOPMENT FLOW



VHDL, VERILOG vs C

VHDL	Verilog	C++
<pre>1 library icee; 2 use icee.std_logic_1164.all; 3 4 entity parity_generator is 5 generic(m : integer); 6 port(input_strean : in std_logic_vector 7 (n-1 downto 0); 8 clk : in std_logic; 9 parity : out bit); 10 end parity_generator1; 11 12 architecture odd of parity_generator is 13 begin 14 P1: process 15 variable odd : bit; 16 begin 17 wait until clk'event and clk = '1'; 18 odd := '0'; 19 for i in 0 to m-1 loop 20 odd := odd xor input_strean(i); 21 end loop; 22 parity <= odd; 23 end process; 3 end process;</pre>	<pre>1 module parity_generator (2 input_stream, 3 parity, 4 clk 5); 6 7 parameter M = 8; 8 input logic [M-1:0] input_stream; 9 input logic clk 18 output logic parity 11 12 always@(posedge clk) begin 13 parity <= input_stream; 14 end 15 15 16 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18</pre>	<pre>1 Rinclude "HLS/ac_int.h" 2 Rdefine H=8 3 4 bool parity(5 ac_int(H) input_stream 6) { 7 bool parity = true; 8 for(int i=0; i(H; **i) 9 parity ^= ap_int[i]; 10 return parity 11 }</pre>

VHDL, VERILOG vs C



Traditional FPGA Design Process



(intel) 31

Tools Flow Overview Design Files T EDA Libraries Analysis & Elaboration МАР ¥ Functional Simulation Synthesis ŧ Functional Netlist Fitter Constraints & ŧ HW Debug tools settings Programmer Assembler SignalTap SignalProbe ŧ Programming & Configuration files TimeQuest Timing Analysis Gate-Level EDA Netlist Writer Simulation Post-Fit Simulation Files



16



DSP Builder Flow



- Simulink test-bench
- Device-independent, unpipelined design
- Configuration parameters
 - Clock speed, data rate, input data width, channel count, Avalon-MM interface definition, ...
- Target device
- Cycle- and bit-accurate simulation
- Optimize design
- Fixed and Floating Point
- Optimal mapping to device features
- Timing-aware pipeline insertion, balancing and scheduling
- Automated resource sharing in IP and folded subsystems
- Component ready for integration
- ModelSim testbenches for verification



Logic Netlist Example

(intel) 35

(intel)

36

Launch & Latch Edges



Launch Edge: the edge which "launches" the data from source register

Latch Edge: the edge which "latches" the data at destination register (with respect to the launch edge)

Setup & Hold relationships



(intel) 37

Data Arrival Time

The time for data to arrive at destination register's D input



Data Arrival Time = launch edge + T_{clk1} + T_{co} + T_{data}

(intel)

38

(intel)

39

Data Required Time - Setup

The minimum time required for the data to get latched into the destination register



Data Required Time = Clock Arrival Time - T_{su} - Setup Uncertainty

Setup Slack

The margin by which the setup timing requirement is met. It ensures launched data arrives in time to meet the latching requirement.



Data Required Time - Hold

The minimum time required for the data to get latched into the destination register



Data Required Time = Clock Arrival Time + T_h + Hold Uncertainty

Setup & Hold relationships



(intel) 42

Hold Slack

The margin by which the hold timing requirement is met. It ensures latch data is not corrupted by data from another launch edge.



TimeQuest Prime

Advanced VD Timing SDC File List Slow 1200mV 100C Moc Hold: FPGA_CLK1	1	Slack -4.668 FPG/	From Node	sid	signaftap a	To signata	Node p_Qlacq_trigger_in_reg(8)	Launch Clock Latch Clock Relationship Clock Skew FPGA_CLK1 FPGA_CLK1 9.000 3.732	Data Delay -0.762				
Slow 1200mV 100C	Path	#1: Hold slack is	-4.668 (VB	OLATED)					Path #1: Hold slack is	4.668 (VIOLATED)			
7 Slow 1200mV -40C	Pat	h Summary St	atistics	Data Path	Wavefs	rm			Path Summary Stat	istics Data Path	Waveform		
Fast 1200mV -40C 1	- Data	Arrival Path											
		Total	Incr	RF	Type	Fanout	Location	Element					
	1	0.000	0.000					launch edge time					
ens (200	2	# 0.000	0.000					clock path	10 10 10 10 10	Launch			
A Open Project	1	0.000	0.000	R				clock network delay	Launch Clock	Control			
Netist Setup	3	0.000	0.000	R		1	PN K5	FPGA CLK1					
Create Timing Netlist	14	4 -0.762	-0.782					data nath	Hold Relationship	0.0 m			
Read SDC File	1	0.000	0.000	RR	iC .	1	IDIBUE X0 Y18 N22	FPGA_CLK1-inputi					
Update Timing Netlist	2	0.748	0.748	RR	CELL	[52]	KUBUF X0 Y18 N22	FPGA CLK1-inpute	Latch Clock	Latch			
Reset Design	1	3.895	3.147	00	ir.	1	PII 3	InstSinat1D1_ADC Intern Instalted Disttict/DeckID1	-				
Set Operating Conditions	4	-5.381	.9 276	88	COMP	1	PLI 3	Inst@inst1ELLADC Intern Instalted Disction/Zinhservablevronut	Data Arcival	V			
Reports	5	-5.381	0.000	RR	CELL	3	PLL 3	instSinst1PLL ADC intern instiatoli Oisd1[oli7ic800]	-	<u> </u>			
Slack	10	.2 824	2 557	RR	10	1	CLIKCTRI G13	instSinat191_ADC intern instaltoi Disttilwire ni7_ck00-ckctrlinck00	10000000000	+0.762 ns			
Heport Setup Summ	7	-2.824	0.000	RR	CELL	2	CLIKCTRI, G13	inst§inst1R1_ADC intern instaltel Disd1/wire pl7_ck01-ckctrloudck	Data Detay				
Report Hold Summar		-0.991	1.833	RR	IC.	1	LCCOMB X39 Y23 N24	auto signaltan Disco tripper in regiti-feederidatad	1.000			668	
Report Recovery SL	9	.0.832	0 159	88	CELL	1	LCCOMB X39 Y23 N24	auto sionaltan Olaco tripper in ren(8)-feeder(combout	Slack	-		reducing the	
Report Removal Sur	10	-0.832	0.000	RR	IC.	1	FF X39 Y23 N25	auto sionatao Diaco tripper in reofitid	-				
Report Minimum Puls	11	-0.762	0.070	RR	CELL	1	FF X39 Y23 N25	sid signates auto signates Olaco trigger in regist	Data Required)
Report Max Skew S													
Report Net Delay Su									Clock Delay				
Datasheet									001000000				
Beport Finax Summe	1								100				0.174
Report Datasheet									Contraction of the second seco				
Device Specific	Date	Required Path							Time (ns)	0.0	0.781	1.562 2.343	3.125
Panort PSKM		Total	incr	RF	Type	Fanout	Location	[ietten]	1				
Report DDR	1	0.000	0.000		.,,,-			latch adap time					
Report Metastability	2	4 3 732	3,732					clock path					
Diagnostic	1	3 732	3 732	R				ciack network delay					
Report Clocks	3	3,732	0.000					clock uncertainty					
Report Clock Tree	4	3.905	0.174		uTh	1	FF X39 Y23 N25	sid signaftag auto signaftag Glaco trigger in regiti					
Report Clock Transf			1.4.1.6.9										
Report Unconstraine									11				
Report SDC													
Report Ignored Cont													
Chast Times	2												

TimeQuest Timing Analyzer

Features

- Synopsys Design Constraints (SDC) support
 - Standardized constraint methodology
- Easy-to-use interface
 - Constraint entry
 - Standard reporting
- Scripting emphasis
 - Presentation focuses on using GUI



(intel)

45

Chip Planner

	A Rackground	
	None	
PLLADC	Block Utilizat	ion
Internal Max10	Design Partit	ion Planner
	4 🔽 LogicLock Regio	ns
User Flash Memory	User-assign	ed LogicLock Regions
	Fitter-placed	LogicLock Regions
	Global Clock	Region
	Local Clock	Region
	LVDS Clock	Region
	Quadrant Cir	ock Region
	Regional Clo	ck Region
+ 1.833ns	Periphery Cl	ock Region
	Large Periph	ery Clock Region
	Find Layers Settings	Color Legend
		General
	A	General
	Path Information:	
	Path Information: Start Node	FPGA_CLK1
	Path Information: Start Node End Node	FPGA_CLK1 sid_signaltap:auto_signaltap_0[acq_data_in_reg[8]
SignalTap	Path Information: Start Node End Node Timing	FPGA_CLK1 skd_signaltap:auto_signaltap_0jacq_data_in_reg[8] -4.653
SignalTap	Path Information: Start Node End Node Timing	FPGA_CLK1 sid_signattap.auto_signattap_0(acq_data_in_reg(3) -4.653
SignalTap	Path Information: Start Node End Node Timing Source Node:	FPGA_CLK1 sid_signatap.olacq_data_in_reg(8) -4.653
SignalTap	Path Information: Start Node End Node Timing Source Node: Full Name	FPGA_CLK1 sid_signatap:auto_signatap_0(acq_data_in_reg(5) -4.653 FPGA_CLK1
cck	Path Information: Start Node End Node Timing Source Node: Full Name Coordinate	FPGA_CLK1 sid_signatap_oleco_data_h_reg(5) -4.653 FPGA_CLK1 (0,16)
ock	Path Information: Start Node End Node Timing Source Node: Full Name Coordinate Block Utilization	FPGA, CLK1 sld_signatap_oto_signatap_0aco_data_in_reg0] 4.653 FPGA, CLK1 (0, 15) 2 of 52 2 of 52
ock	Path Information: Start Node End Node Timing Source Node: Ful Name Coordinate Block Utilization Resource Type	FPA,_CLK1 e8_annate_auto_signate_0ecc_date_in_reg8] 4 653 FPA,_CLK1 (0, 16) 2 of 32 2 of 32 10 Ped markstance 10 Ped 10 Ped 10 Ped
ock	Path Information: Start Node End Node Timing Source Node: Ful Name Coordinate Biock Utilization Resource Type Location Din Name	POA_CUKI est_signatop.udo_signatop_()ecc_data_in_reg(0) 4.653 PPOA_CUKI (0, 10) 2.012 2.012 00 pod 00 pod 00 pod 00 pod 00 pod 00 pod
ock	Path Information: Start Node End Node Timing Source Node: Ful Name Coordinate Block Ullization Resource Type Location Pin Name	FPGA_CLK1 adg_signating_sets_glorading_diracg_data_tin_reg(t) 4653 FPGA_CLK1 (0, 16) 2 of 32 10 Spad PR_LK0 MS (Besk 2) 10 Spad
ock	Path Information: Start Node End Node Ful Name Coordinate Block Utilization Resource Type Location Assignmen Enc. In Ame	POA_CUKI est_signatop.udo_signatop_0(ecc_data_in_reg0) 4.653 PPOA_CUKI (0.10) 2.0122 2.0122 Pp ped Pp AX (Benk 2) Yes
ock	Path Information: Start Node End Node Timing Source Node: Full Name Coordinate Bioloc Utazaton Resource Type Location Pin Name Location Pin Name Fan-in Fan-in	PCA_CLK1 ed_signate_ode_signate_Decc_date_in_reg(t) 4653 PFCA_CLK1 (0, 16) 2 of 32 70 ped PR_K6 PFK (Ben 2) 7 es 0
ock	Path Information: Start Node End Node Ful Name Coordinate Biolo: Ultization Resource Type Location Assignmen Fan-In Fan-out	PDA_CUKI ed_signatep.ubs_signatep_0(ecc_dets_lk_reg0) 4.653 PPDA_CUKI (0, 10) 2.0122 2.0122 10 PD4 PRL(56 PRL(56 PRL(56 PRL(56 PRL(56 PL) 1 1 1 1 1 1 1 1 1 1 1 1 1
ock	Path Information: Start Node End Node Timing Source Node: Full Name Coordinate Block Utilization Resource Type Location Pin Name Location Assignmen Fan-lot Destination Node:	FPGA_CLK1 adg_signating_undeg_disco_distin_reg(t) 4653 FPGA_CLK1 (0, 16) 2 of 32 10 Spad PR_LK5 NS (Benk 2) 1 1
ock	Path Information: Start Node End Node Ful Name Coordinate Block Utilization Resource Type Location Pin Name Location Assignmen	FPGA_CLK1 est_signalities_subs_signalities_Glacs_deta_inreg(6) 4.653 FPGA_CLK1 (0.16) 2.0122 100 pad PRL(66
ock	Path Information: Start Node End Node Fund Node Fund Node Full Name Coordinate Block Utilization Resource Type Location Pin Name Location Pin Name Fan-ist Fan-out Destination Node:	FPGA_CLK1 adg_signating_ulles_glascg_data_tit_reg(t) 4653 FPGA_CLK1 (0, 16) 2 of 32 10 Sed 10 S

On-chip Debug Technology

Debug tools communicate with the FPGA via standard JTAG interface Multiple debug functions can share the JTAG interface simultaneously

 Altera's system-level debugging (SLD) hub technology makes this possible



(intel)

SignalTap Window - Data

stance Manager: 📍	🐧 🛐 🔳 🛃 Ready to a	sopuire				×	JTAG Chair	Configuration: JTAG	ready	×
tence	Status	Enabled	LDs: 2455	Memory: 692224	Smell: 0/0	Medium: 85/445	Hardwares	UNS-Blocker [UNS-0]	-	Setup
🕺 auto_signaliap	0 Not running	2	2456 cells	692224 bits	0 blacks	85 blocks (The other cr	[
							Device:	©1: SCGTFDS(CS)F5)	SCORES *	Scan Chain
							>> 50*1	Manager: 🚠 🕕		
Ing Trip (\$ 2014/0	(15 14:49:46 (0.0.3.5 elabored)								65	
Type Alias	Name		-548calue545	-538 -528	-520	-512 -504	-498	-488	-480 -41	72
2 T S	NAM CTRUSPAN CTRUDEN ad	dress(20_0)	000000	0000011 0000000	00000Ch	C 00010b C 0000	146 X 0	6031Eb X 86031C	0000208	· · · ·
<u>कि</u> में इ	AM CTRUSRAM CTRUDING by	teenable(3, 0)	En .			Th				
SRAP	CTRL SRAIL CTRLOPAL read	1	0							
🦕 🛛 🖅 SI	AM_CTRL:SRAM_CTRLQsvLrs	addata(310)	0003FFFCh			DODSFFFC	26			
3 SRAM	_CTRL:SRAM_CTRL0jav[_readds	davalid	0							
SRAM	_CTRL:SRAM_CTRL0jav[_waitre	quest	1		ມີກາງ					
SRAM	_CTRL:SRAM_CTRL0jav[_write		- 1							J
🧑 🗉 अ	RAN_CTRL:SRAM_CTRL0[ev[_wi	itedata[310]	FFFFFFFEh	FFFFFFFDb) FFFFFF	FBh (FFFFFFFF7h	() FFFFFFFFF () FFF	FFFDFh	HTFFFFER (FFFFFF	Ph.) FFFFFF	Ph. C
🥹 🗉 SI	RAIN_CTRL:SRAM_CTRL0[cmd_#	ddress(200)	0000001	0000046 (00000	8h (00060Ch	<u>) 900910h) 09</u>	0014k X	000018h (00001	3h). 000020	h C
🧞 🕑 S	RAM_CTRL:SRAM_CTRL0[read_c	lata(310)	0000FFFCh			000007770	5k			
All RAI	TEST RAIL_TESTOJest_complete		0							
All RAIL	TEST:RAII_TEST0[beal_error									
S RAIL	TEST.RAII_TESTOJoal_fai		0							
S RAM	TEST:RAM_TEST0(test_pass		0							_
5 RAM	TEST:RAII_TEST0(test_running		1							
	TEST:RAM_TESTOPEST_start		- 0					_		-
RAM	TEST:RAM_TES/0[08/8_effor			*						
Data as S	etup									
lerarchy Display:	×	Pata Log:	A							×
ivi 💌 from tro		A auto sic	naitan 0							
V > 300	CTRL:SRAM CTRL0	194 000 39								
🖉 🍨 КАМ	TEST:RAM_TEST0									

JDE 2017



HW BUILDING BLOCKS

Elementary math functions supporting floating point

	Trigonometrics misc		
Coverage of ~70 elementary math functions	FPHypot FPRangeReduction		
Patented & published efficient mapping to FPGA	Basic Floating Point		
 Polynomial approximation, Horner's method, tru 	Trigonometrics of nity	FPAdd FPAddExpert FPAddN FPSubExpert	
Compliant to OpenCL & IEEE754 accuracy standa	FPSinPiX FPCosPiX	FPAddSub FPAddSubExpert FPFusedAddSub	
Rounding mode options for fundamental operato	FPTanPiX FPCotPiX	FPMul FPMulExpert FPConstMul	
Half- to Double-precision	Exp, Log and Power FPLn FPLn1px FPLog10 FPLog2 FPExpFPC	Inverse trigonometric functions FPArcsinX FPArcsinP FPArccosX FPArccosPi FPArctanX FPArctanPi FPArctanPi FPArctan2 Conversion	PFAcc PFSqt PFDsqt PRecipSqt PCbt PFDiv PPInverse PFFloor PFCeil PFRound PFRoint SPErse
	FPExpM1 FPExp2 FPExp10 FPPowr Trig with argument reduction	FXPToFP FPToFXP FPToFXPExpert FPToFXPFused FPToFP	FPFrac FPMod FPDim FPAbs FPMin FPMax
	FPSinX FPCosX FPSinCosX FPTanX FPCotX	Macro Operators FPFusedHorner FPFusedHornerExpert FPFusedHornerMulti FPFusedMultiFunction	FPMinAbs FPMaxAbs FPMinMaxFused FPMinMaxAbsFused FPCompare FPCompare

Intel FPGA IP ecosystem



Intel FPGA IP Catalogue https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/sg/product-catalog.pdf

	PRODUCT NAME	VENDOR NAME						
	ARITHMETIC							
	Floating Point Megafunctions	Intel						
	Floating Point Arithmetic Co-Processor	Digital Core Design						
	Floating Point Arithmetic Unit	Digital Core Design						
	ERROR DETECTION/CORE	RECTION						
	Reed-Solomon Encoder/Decoder II1	Intel						
	Viterbi Compiler, High-Speed Parallel Decoder	Intel						
	Viterbi Compiler, Low-Speed/ Hybrid Serial Decoder	Intel						
	Turbo Encoder/Decoder	Intel						
	High-Speed Reed Solomon Encoder/ Decoder	Intel						
	BCH Encoder/Decoder	Intel						
	Low-Density Parity Check Encoder/ Decoder	Intel						
	Zip-Accel-C: GZIP/ZLIB/Deflate Data Compression Core	CAST, Inc.						
DSP	Zip-Accel-D: GUNZIP/ZLIP/Inflate Data Decompression Core	CAST, Inc.						
	FILTERS AND TRANSFO	ORMS						
-	And the second sec	and the second se						

	PRODUCT NAME	VENDOR NAME							
	VIDEO AND IMAGE PROCESSING								
	Video and Image Processing Suite1	Intel							
	HD JPEG 2000 Encoders/ Decoders	IntoPIX							
	TICO Lightweight Video Compression	IntoPIX							
	Multi-Channel JPEG 2000 Encoder and Decoder Cores	Barco Silex							
	VC-2 High Quality Video Decoder	Barco Silex							
	VC-2 High Quality Video Encoder	Barco Silex							
	MPEG-2 TS Encapsulator/ Decapsulator for SMPTE2022 1/2	IntoPIX							
8	JPEG Encoders	CAST, Inc.							
DSP (CONTIN	Ultra-fast, 4K-compatible, AVC/ H.264 Baseline Profile Encoder	CAST, Inc.							
	Low-Power AVC / H.264 Baseline Profile Encoder	CAST, Inc.							
	H.265 Main Profile Video Decoder	CAST, Inc.							
	H.265 Encoders	Jointwave Group LLC							
	H.264 Encoders	Jointwave Group LLC							
_	Video Processor and Deinterlacer with	UP Inc.							





ABSTRACTING THE FPGA DEVELOPMENT FLOW





Mapping a Simple Program to an FPGA





First let's take a look at execution on a simple CPU

Looking at a Single Instruction



Very inefficient use of hardware!





Custom Data-Path on the FPGA Matches Your Algorithm!



Different Solutions for Different Users



Different Solutions for Different Users





OPENCL SDK



A software programming model for software engineers and a software methodology for system architects

 First industry standard for heterogeneous computing

Provides increased performance with hardware acceleration

- Low Level Programming language
- C99
- Open, royalty-free, standard
 - Created by Apple
 - Managed by Khronos Group
 - Intel active member
 - Conformant to the standard



JDEV2017

OpenCL Use Model: Abstracting the FPGA away



Traditional OpenCL Host Program

Pure software written in standard C/C++ languages

Communicates with the accelerator devices via an API which abstracts the communication between the host processor and the kernels



(intel) 77

(intel)



Software Programmer's View of an OpenCL Platform





Board Support Package



Start with OpenCL ready platforms 1/2



Bittware Arria 10 Gx Specifications

Intel Arria 10 GX FPGA - 10AX115N3F40E2SG

- Up to 1150K logic elements available
- Up to 53 Mb of embedded memory
- Up to 3,300 18x19 variable-precision multipliers

PCIe x8 interface supporting Gen1, Gen2, or Gen3 Dual QSFP cages for 2x 40GbE or 8x 10GbE Up to 32 GBytes of DDR4 SDRAM with ECC (x72) BMC for Intelligent Platform Management Precision clock and timing options Utility I/O: USB 2.0


Development Flow for FPGA



How Does i++ Compiler for HLS Differ From OpenCL?





OpenCL Compiler Flow





OpenCL Compiler Flow

OpenCL Compiler Flow



Architectural Viewer (Stall Points)



Area Report

Shows estimated resource usage for each line of code

Provides details explaining reason for inefficiencies

Information on how to improve your design

Enhanced accuracy of estimates and relationship to code



Dynamic Profiler

Intel FPGA SDK for OpenCL enables users to get runtime information about their kernel performance

Bottlenecks, bandwidth, saturation, pipeline occupancy





10 TFLOP floating point performance in Startix 10

- Use every DSP, every clock cycle compute spatially
- >8 TB/s memory bandwidth: keep state on chip!
 - Exceeds available external bandwidth by orders of magnitude
 - Random access, low latency (2 clks)
 - Place all data in on-chip memory compute temporally

Avoid costly data movement

Highest performance/W of Intel's programmable offerings



Fine-grained & low latency between compute and memory



OPENCL EXECUTION MODELS Harnessing Pipeline Parallelism

Mapping Multithreaded Kernels to FPGAs

- The most simple way of mapping kernel functions to FPGAs is to replicate the unrolled hardware for each thread
 - Inefficient and wasteful
- Better method involves taking advantage of *pipeline* parallelism
 - Attempt to create a deeply pipelined representation of a kernel
 - On each clock cycle, we attempt to send in input data for a new thread
 - Method of mapping coarse grained thread parallelism to fine-grained FPGA parallelism

2017

(intel)

Example Datapath for Vector Add



Example Datapath for Vector Add



(intel)

Example Datapath for Vector Add



Example Datapath for Vector Add



(intel) 101

Example Datapath for Vector Add



Execution of Threads on FPGA

Better method involves taking advantage of *pipeline parallelism*

Throughput = 1 thread per cycle







OPTIMIZING KERNEL FOR FPGA



Goals of OpenCL Optimization

Keep as much FPGA resources busy as possible doing useful stuff!

- Increase the number of parallel operations (Reduce T_{af})
- Reduce communication latency of the accelerated system (Reduce T_c)
- Increase efficiency of operations (Reduce T_{af})



Optimization technics

Loop Unrolling Vectorization Kernel Compute duplication Task Kernel: Single Work-Item Kernels Channels NDRange Execution Memory Optimizations: Global, Local & Private Floating Point Optimizations



LOOP UNROLLING



Loop Unrolling

By default, loops can hinder performance

Loop unrolling replicate hardware to execute multiple loop iterations at once

Increase performance by decreasing number of iteration through loop

- Structure of the compute units built will be significantly altered
- More resource consumption
- More local memory ports may be required

Simple loops will be unrolled automatically

AOC will generate a warning



unroll kernel pragma

#pragma unroll <N> instructs AOC to attempt to unroll a loop <N> times

- Without <N>, AOC will attempt to unroll the loop fully
- Warning issued if AOC unable to unroll



Control the amount of hardware used for loops





Loop Unrolling Example: Fully Unrolled



Loop Unrolling in the Optimization Report

Loop unrolling reported in the <kernel file>.log

Reported information

- Loop location
- Nesting relationship
- Requested unroll factor
- Achieved unroll factor

Loop Report:



VECTORIZATION



Kernel Vectorization

Widen the pipeline to achieve higher throughput

 Allow multiple work-items from the same workgroup to execute in Single Instruction Multiple Data (SIMD) fashion

Translate scalar operations into SIMD operations

- E.g. multiplication or addition
- Can be done manually or automatically



Vectorize Kernel Code Manually

Replicate operations in the kernel manually

Must also adjust NDRange in host application



Automatic Kernel Vectorization

Use attribute to enable automatic kernel compute unit vectorization

- Memory accesses automatically coalesced
- No need to adjust NDRange in host application

num_simd_work_items attribute

- Specify the number of work-items within a workgroup to be executed in a SIMD manner
 - Hardware operators automatically vectorized
- Vectorization only takes affect in the X dimension of the workgroup
- Must use with reqd_work_group_size attribute
 - reqd_work_group_size must be evenly divisible by num_simd_work_items in the X dimension
- Factor of 2,4,8,16

attribute((num_simd_work_items(4)))					
attribute((reqd_work_group_size(64,1,1)))					
kernel void mykernel ()					
{}					

JOE 2017



KERNEL COMPUTE DUPLICATION



Only one compute unit per kernel created by default Workgroups distributed to compute unit in sequence



Multiple Compute Units

Use num compute unit attribute to specify number of kernel compute units to

Entire compute unit including all local memory, control logic, and operators replicated

Workgroups from the same NDRange kernel launch are distributed to available compute units and processed in parallel

Need at least three times as workgroups as compute units to effectively utilize all hardware



Example: Combining Replication and Vectorization

Resource estimates of 16 SIMD lanes indicate "no fit"

Resource estimates of 8 SIMD lanes suggest 12 lanes may fit

Automatic vectorization only supports 2, 4, 8 and 16 lane configurations

Generate 12 lanes by combining num_simd_work_items and num_compute_units



Kernel Attributes in the Optimization Report

Effects of all kernel attributes are reported in the <kernel file>.log file

Kernel: MovAv
The kernel is compiled as an ND-Range.
The kernel was vectorized for 2 SIMD work-items along the lowest dimension.
The kernel was replicated 2 times due to num compute units attribute.
You should have at reast three times as many work-groups as the number of compute units
to efficiently utilize all compute units.
The kernel has a required work-group size of (128, 1, 1).

(intel) 120



TASK KERNEL: SINGLE WORK ITEM



Single Work-Item Execution

Launching kernels with NDRange of (1,1,1)

- A kernel executed on a compute unit consisting of one work-item
- Defined as a Task in OpenCL

Why?

- Data parallel (multiple work-items) execution may not be suitable for certain situations
 - Difficulties partitioning data among parallel works-items
 - Dependency across work-items
 - Data not available prior to kernel execution
 - Data not easily divided into workgroups
- Sequential programming model of tasks more similar to C programming
 - Certain usage scenario more suited for sequential programming model
 - Easier to port



Allow users to express programs as a single-thread kernel

for (int i=1; i < n; i++) {
 c[i] = c[i-1] + b[i];
}</pre>



(intel)

(intel) 122

Compiler will infer parallel pipelined execution across loop iterations

- Pipeline parallelism still leveraged to efficiently execute loops in Altera's OpenCL solution
- Dependencies resolved by the compiler
- Values transferred between loop iterations with FPGA resources
 - No need to buffer up data
 - Easy and cheap to share data through feedbacks in the pipeline

Loop Pipelining

AOC will pipeline each iteration of the loop for acceleration

- Analyze any dependencies between iterations
- Schedule these operations
- Launch the next iteration as soon as possible



Loop Pipelining Example



Parallel Threads vs Loop Pipelining



Loop Pipelining enables Pipeline Parallelism AND the communication of state information between iterations.

 If dependency can be resolved in 1 clock cycle, then the resulting computational throughput is the same



Communication: Channels/Pipes

Key for systolic array architectures

Enables much lower latency data movement through data processing paths (result reuse)

- No need to move data back and forth to external memory or cache

Provide unidirectional, FIFO-like communication into or out of kernels, or into or out of FPGA

- Pipes are built on top of channels and only support kernel to kernel data movement



Traditional Data Movement Without Channels





Data Movement Using Channels

Systolic Array of Compute Units

ſ	CU)(CU
$\left[\right]$			
Ч	CU	JY	CU

Replicate kernel hardware with num_compute_units(X,Y,Z) attribute

- Creates X*Y*Z copies of kernel pipeline
 - Increases throughput
 - When applied to NDRange kernels, these copies used to execute multiple workgroups in parallel
 - More on this in the Optimizing NDRange kernels section
 - Consumes X*Y*Z times more resources for that kernel compute unit

With single work-item kernels, AOC allows customization of kernel compute units using the get_compute_id() function

Create compute ID dependent logic

Example with num_compute_units

Using compute ID to determine channel usage





(intel) 132

Other Topologies Possible in FPGA Too



Use Case: Matrix Multiplication





Performance: ~1 TFLOPs



MEMORY OPTIMIZATIONS Global Memory & Local Memory



OpenCL Global Memory

Global Memory Overview

- Programmers view of global memory in OpenCL
- Compiler view of global memory

Global Memory Architecture

- Load-Store Units
- LSU Arbitration
- Const Cache

Optimizations

Global	Memory	in	Open	CL
Giosai	i i ci i oi y		open	

'global' address space

- Used to share data between host and device
- Shared between workgroups

Generally allocated on host as cl_mem object

- Created with clCreateBuffer
- Data transferred with clRead/clWrite Buffer
- cl_mem object assigned to global pointer argument in kernel



OpenCL BSP Global Memory

Compiler's View of Global Memory

Agnostic to the memory technology itself

DDR, QDR, HMC, QPI

Only a few pertinent parameters (provided by BSP)

- How many interfaces
- Width of the bus
- Burst size (affinity for linear access)
- Latency
- Bandwidth

Exposed as Avalon Memory Mapped Slave

- Compiler builds datapath and interconnect to communicate to fixed IP
- BSP developer can create BSP variants for different memory configurations

OpenCL Global Memory

Global Memory Overview

- Programmers view of global memory in OpenCL
- Compiler view of global memory

Global Memory Architecture

- Load-Store Units
- LSU Arbitration
- Const Cache

Optimizations

Compiler Generated Hardware



Global Load/Store Unit (LSU)



Width Adaptation

- User data (32-bit int) to memory word (512-bit DRAM word)
- Coalesces to avoid wasted bandwidth

Burst coalescing

 Coalesces consecutive memory transactions into large burst transaction



(intel) 143

LSU Types (1)

Pipelined

Used for local memory

Simple

- Passes transactions to interconnect from pipeline
- Used for loads/stores used very infrequently

Burst-Coalesced

- Most common global memory LSU
- Specialized LSU to groups loads/stores into bursts
- Load LSU can cache/re-use data
 - Private caching is applied heuristically

Streaming

Simplified LSU used if compiler can determine access pattern is completely linear

(intel) 145

LSU Types (2)

Semi-streaming

- Load LSU Specialized for nearly linear accesses
- Instantiated heuristically

Burst-non-aligned

- Wrapper around Burst-coalesced LSU, instantiated if access alignment may not be aligned to LSU width
- Tries to minimize overhead of non-aligned accesses by coalescing

Wide LSU

- Wrapper around other LSU types, converts wider than global memory accesses into global memory sized accesses
- More area efficient than multiple memory width LSUs

Memory



Const Cache

Constant buffer resides in global memory but accessed via on-chip cache shared by all work-groups

Constant cache optimized for high cache hit performance

Use for read-only data that all work-groups access

• E.g. high-bandwidth table lookups

Constant cache default size is 16kB

Uses on-chip RAM blocks that are shared with local memory

(intel) 146



68

OpenCL Global Memory

Global Memory Overview

- Programmers view of global memory in OpenCL
- Compiler view of global memory

Global Memory Architecture

- Load-Store Units
- LSU Arbitration
- Const Cache

Optimizations



Interleaved memory suitable for contiguous access

 Sequential accesses to global memory are the ideal access pattern to increase memory efficiency

AOC will analyze access pattern of load and stores

Looks for sequential load and store operations for the entire kernel and directs kernel to access consecutive locations in global memory

Leads to increased access speeds and reduced hardware resource needs



Array Indexing and Contiguous Memory Accesses

Basing array index on the work-item global ID leads to efficient contiguous load and store operations

- Data sent to and received from the kernel pipeline as needed
- Computation and memory accesses can happen simultaneously



Contiguous Memory Accesses (Tasks)

For Task kernels, memory should be indexed with an increasing loop counter for contiguous accesses

```
_kernel void mykernel (...) {
   for(int i = 0; i<BUFFER_SIZE; i++)
   {
      c[i] = a[i] + b[i];
   }
}</pre>
```

Ensure 4-Byte Alignment for Data Structures

Struct alignments smaller than 4 bytes result in larger and slower hardware



Using __constant Buffers

Constant cache default size is 16kB

Uses on-chip RAM blocks that are shared with local memory

Manually specify cache size with AOC option

- Specify in bytes, AOC will round up to closest power of 2
- Have no effect if no kernels use __constant address space
- Constants suffer huge penalties for cache misses
- Use __global const instead if constant argument can't fit in the cache

aoc --const-cache-bytes 32768 mykernel.cl

Global Memory Banking Optimizations

Address space can be partitioned between banks or finely interleaved

Default: Configures global memory as burst-interleaved

- Best for sequential traffic
- Best for load balancing between memory banks

Burst-interleaving granularity determined by board vendor



Manually Partitioned Global Memory

Turn off interleaving and assign data manually into memory banks

Control memory bandwidth across a group of buffers

Advantages

- Better performance when accessing multiple pointers assigned to multiple banks
- Leads to more deterministic behavior
 - Designer knows the access pattern

In majority of use cases, manually partition of global memory leads to improved performance
(intel) 157

Manual Partitioning Mechanism

aoc --sw-dimm-partition <kernel file>.cl

Configure memory banks as non-interleaved address spaces

Use CL_MEM_BANK flags to allocate memory buffer to one of the banks

Allocate each buffer to a single memory bank only

CL_MEM_BANK_1_ALTERA	Allocates to lowest available memory region
CL_MEM_BANK_2_ALTERA	Allocates to the second memory bank
CL_MEM_BANK_n_ALTERA	Allocates to the $n^{\mbox{th}}$ bank, as long as the board supports it
<pre>clCreateBuffer(context, CL_MEM_BANK_2_ALTERA CL MEM READ WRITE, size, 0, 0);</pre>	

Avoiding False Memory Dependencies

Avoid using pointers that alias other pointers

Only one pointer variable is used to access the contents

Use the restrict keyword whenever possible

- Specify to the compiler no aliasing for a pointer
- Prevents AOC from creating memory dependencies between non-conflicting load and store operations
- May cause functional errors if used with pointers that aliases other pointers



Heterogeneous Memory

Some boards offer more than one type of global memory

- Eg. DDR and QDR
- One memory will be used by default

Memory location can be assigned per kernel argument

attribute((buffer_location("MEMORY_NAME"))))

Host will move memory to correct memory type upon kernel invocation

kernel void foobar (
	global uint *src,
	global uint *dst,
	globalattribute((buffer_location("QDR"))) char* g_tables)
{	





(intel) 161

Floating-Point Optimizations

Apply to float and double data types

AOC has the ability to create more efficient hardware for floating-point operations

Optimizations will cause small differences in floating-point results

Not IEEE Standard for Floating-Point Arithmetic (IEEE 754-2008) compliant

AOC floating-point optimizations

- Needs to be manually enabled
- Tree Balancing
- Reducing Rounding Operations

Other optimizations

- Floating-point vs. fixed-point representations
- Use a device with hard floating point



Strict order of operation rules apply in OpenCL

By default, AOC honors those rules

May lead to long, unbalanced, slower, less-efficient floating-point operations



Tree Balancing

Allow AOC to reorder arithmetic operations to convert into a tree pipeline structure

Possibly affects the precision, not consistent with IEEE 754

Enable AOC tree balancing with <code>-fp-relaxed</code> option

Design needs to tolerate the small differences in floating-point results



Rounding Operations

For a series of floating-point operations, IEEE 754 require multiple rounding operation

Rounding can require significant amount of hardware resources

Fused floating-point operation

- Perform only one round at the end of the tree of the floating-point operations
- Leads to more accurate results
- Other processor architectures support certain fused instructions such as fused multiply and accumulate (FMAC)
- AOC can fuse any combination of floating-point operators

(intel) 164

(intel) 165

(intel)

Reducing Rounding Operations

AOC will not reduce rounding operations by default

Enable AOC rounding reduction with $\,$ –- ${\tt fpc}\,$ option

- Not IEEE 754 compliant
- Use when program can tolerate these differences in floating-point results
 - aoc --fpc <kernel_file>.cl
 1. Removes floating-point rounding operations whenever possible Round floating-point operation only once at the end of the tree of operations Applies to *, +, and 2. Carry additional mantissa bits to maintain precision Carries additional bits through calculations, removes them at the end of the tree of operations
 3. Changes rounding mode to round toward zero

Floating-Point vs. Fixed-Point Representation

Fixed-point implementation always use less logic compared to floating-point representation

Save hardware by converting operations to fixed-point

No variable width fixed-point representation in OpenCL

• Use char (8-bit), short (16-bit), int (32-bit), or long (64-bit)

If data resolution required is not one of the default supported ones (8, 16, 32, or 64), use appropriate masking operations to save hardware

Saving are relatively small but can be significant if applied across a large design

Fixed-Point Example

17-bit fixed-point data resolution needed

- Use 32-bit data type to store the value
- Avoid generating hardware for the upper 15 bits by using static bit masks
- Result: 17 bit addition implemented instead of 32-bit addition



Want to learn more?

Developer Zone

- OpenCL online demos
- OpenCL design examples
- Application Developer Partners

White papers, Publications and Optimization Tips for OpenCL

Instructor-Led training

- Parallel Computing with OpenCL Workshop by Altera
- Optimization of OpenCL for Altera FPGAs Training by Altera
- Building Custom Platforms

Online training

- Introduction to Parallel Computing with OpenCL
- <u>Writing OpenCL Programs for Altera FPGAs</u>
- <u>Running OpenCL on Altera FPGAs</u>
- FPGAs vs GPUs
- <u>Single-Threaded vs. Multi-Threaded Kernels</u>
- Building Custom Platforms for Altera SDK for OpenCL
- <u>OpenCL Optimization Techniques: Secure Hash</u> <u>Algorithm (SHA-1) Example</u>
- <u>OpenCL Optimization Techniques: Image Processing</u> <u>Algorithm Example</u>

(intel)

