Atelier T8.AP06

PORTEURS

Marc Gaucheron, Intel.

MOTS CLES

OpenCL, calcul intensif, HPC, FPGA.

TITRE :

OpenCL compiler for Intel FPGA

OBJECTIF :

  • Learn how to develop for FPGA without the pain of learning RTLs (Register Transfert Level and Real Time Language).

DESCRIPTION :

  • FPGA architectures basics
  • OpenCL development flow for FPGA.
  • Abstraction of the FPGA architecture.
  • Optimization technics.

PREREQUIS :

OpenCL, C++ and HW architecture basics understanding.

 
jdev2017/t8.ap06.txt · Dernière modification: 2017/05/23 17:37 par etienne.gondet@get.obs-mip.fr
 
Recent changes RSS feed Powered by PHP Powered by Pxxo Driven by DokuWiki